

Test and Verification

Brian Nielsen

`bnielsen@cs.aau.dk`



BRICS
Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER

Preliminary Plan

No.	Dat8	SW8	SP2	Lecture date	Lecture room	Exercise room	Lecturer	Slides	Subject
1.	☺	☺	☺	Feb 5	0.2.12 8.15-10.00	PC-Lab	BN	Introduction	Introduction
2.	☺	☺	☺	Feb 7	0.2.12 8.15-10.00	PC-Lab	BN	Modelling in UPPAAL	Modelling in UPPAAL. Timed Automata.
3.	☺	☺	☺	Feb 12	0.2.12 8.15-10.00	PC-Lab	AD	Engine and Options	Verification Engine and Options of UPPAAL
4.	☺	☺	☺	Feb 14	NO LECTURE	Group Rooms +PC-Lab	BN	Hand in March ??	Modelling Exercise
5.	☺	☺	☺	19 Feb	0.2.12 8.15-10.00	Group Rooms +PC-Lab	BN	testIntro	Introduction to testing
6.	☺	☺	☺	21 Feb	0.2.12 8.15-10.00	Group Rooms +PC-Lab	ASk	whitebox blackbox	Classical Test 1+2: (Test case design teknikker I: Whitebox Test case design teknikker II: Blackbox + Coverage)
7.	☺	☺	☺	26 Feb	0.2.12 8.15-10.00	Group Rooms +PC-Lab	BN		Test Driven Development + xUNIT
8.	☺	☺	☺	28 Feb	0.2.12 8.15-10.00	Group Rooms +PC-Lab	BN	fsm-based	Model-Based Testing: (FSM based and OO test)
13.	☺	☺		March 6	0.2.12 8.15-10.00	Group Rooms +PC-Lab	AD		Timed Games and Uppaal-TIGA
				4, 6, 11, 13 March,					BN Travelling
9.	☺	☺	☺	18 March	0.2.12 8.15-10.00	Group Rooms +PC-Lab	BN	RT-Test	Model-Based Testing: (Online Realtime Uppaal TRON)

Preliminary Plan

No.	Dat8	SW8	SP2	Lecture date	Lecture room	Exercise room	Lecturer	Slides	Subject
				20 March					Påske
10	☺	☺	☺	NO LECTURE	0.2.12 8.15-10.00	Group Rooms +PC-Lab	BN	Hand in ??	Testing Exercise
11.	☺	☺			0.2.12 8.15-10.00	Group Rooms +PC-Lab	Andrezej/Ulrik ?		VisualState I
12.	☺	☺			0.2.12 8.15-10.00	Group Rooms +PC-Lab	Andrezej/Ulrik?		VisualState II
				May 1					St. Kr Himmelfart
14	☺	☺		May 13	0.2.12 8.15-10.00	Group Rooms +PC-Lab	Juhan Ernits?		Model Based Testing at Microsoft (with C# and NModel)
15	☺	☺		May 15	0.2.12 8.15-10.00	Group Rooms +PC-Lab	Juhan Ernits?		Model Based Testing at Microsoft (with C# and NModel)
??	☺	☺			8.15-10.00	Group Rooms +PC-Lab	KGL	Probabilistic Modeling & Logics	Performance Modelling: Probabilistic Model Checking
??	☺	☺	☺		?? 8.15-10.00	Group Rooms +PC-Lab	Guest		SW Test in Practice (TK-Validate)

Plan

- Background
 - ✱ Research Group and Projects
- Why (and what) test and verification
- Model-based approach
 - ✱ Finite State Machines (review)
 - ✱ Interacting State Machines
- Verification=Model Checking (1st glance)

Who are we?



BRICS
Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER

Lecturers



Alexandre David



Brian Nielsen





Arne Skou



... and guests

Research Profile

Distributed Systems & Semantics Unit



CSS

Center for Indlejrede Software Systemer




Why CISS ?

- 80% of all software is embedded
- Demands for
increased functionality
with
minimal resources
- Requires multitude of skills
 - Software construction
 - Hardware platforms
 - Control theory
 - Comm. technology
- **Goal:**
Give a qualitative lift to
current industrial practice

!!!!!!



CISS Structure




Partners


- Aeromark
- Analog Devices
- Blip Systems
- Danfoss
- Ericsson Telebit
- ETI
- Exhausto
- FOSS
- GateHouse
- Grundfos
- IAR Systems
- MAN B&W
- Novo Nordisk
- Motorola
- Panasonic
- RTX Telecom
- S-Card
- Simrad
- Skov
- SpaceCom
- TK Systemtest
- TDC Totalløsninger
- Aalborg Industries



Focus Areas




Focus Areas



Local → Regional → **National**

DaNES



- Danish Network for Intelligent Embedded Systems

- **PARTNERS**


CISS, IMM, MCI,
PAJ Systemteknik
GateHouse A/S
ICE Power
Skov A/S
Terma A/S
Novo Nordisk A/S
IO Technologies

- **Funded** by
Højteknologifonden

- **Budget**
63 MDKK / 4 years

Local → Regional → **National**


DaNES






Model Driven Development of Intelligent Embedded Systems

| [MoDES](#) | [Partners](#) | [Companies](#) | [Research Activities](#) | [Researchers](#) | [Events](#) | [Related Projects](#) | [Sponsors](#) |



Quantitative System Properties in Model-Driven-Design of Embedded Systems



Complex Systems

A very complex system



Klaus Havelund, NASA

Spectacular software bugs




Ariane 5

- The first Ariane 5 rocket was launched in June, 1996. It used software developed for the successful Ariane 4. The rocket carried two computers, providing a backup in case one computer failed during launch. Forty seconds into its maiden flight, the rocket veered off course and exploded. The rocket, along with \$500 million worth of satellites, was destroyed.



- Ariane 5 was a much more powerful rocket and generated forces that were larger than the computer could handle. Shortly after launch, it received an input value that was too large. The main and backup computers shut down, causing the rocket to veer off course.

Rotterdam Storm Surge Barrier



Spectacular software bugs

U.S.S. Yorktown, U.S. Navy

- In 1998, the USS Yorktown became the first ship to test the US Navy's Smart Ship program. The Navy planned to use off-the-shelf computers and software instead of expensive U.S.S. Yorktown, courtesy of U.S. Navy custom-made machines. A sailor mistakenly entered a zero for a data value on a computer. Within minutes, Yorktown was dead in the water. It was several hours before the ship could move again.
- When the sailor entered the mistaken number, the computer tried to divide by zero, which isn't possible. The software didn't check to see if the inputs were valid before computing and generated an invalid answer that was used by another computer. The error cascaded several computers and eventually shut down the ship's engines.



Spectacular software bugs

Moon or Missiles

- The United States established the Ballistic Missile Early Warning System (BMEWS) during the Cold War to detect a Soviet missile attack. On October 5, 1960 the BMEWS radar at Thule, Greenland detected something. Its computer control system decided the signal was made by hundreds of missiles




- The radar had actually detected the Moon rising over the horizon. Unfortunately, the BMEWS computer had not been programmed to understand what the moon looked like as it rose in the eastern sky, so it interpreted the huge signal as Soviet missiles. Luckily for all of us, the mistake was realized in time.



Spectacular software bugs

Therac 25

- The Therac-25 radiation therapy machine was a medical device that used beams of electrons or photons to kill cancer cells. Between 1985-1987, at least six people got very sick after Therac-25 treatments. Four of them died. The manufacturer was confident that their software made it impossible for the machine to harm patients.
- The Therac-25 was withdrawn from use after it was determined that it could deliver fatal overdoses under certain conditions. The software would shut down the machine before delivering an overdose, but the error messages it displayed were so unhelpful that operators couldn't tell what the error was, or how serious it was. In some cases, operators ignored the message completely.



"H-tilt"

"Malfunction 54"


IEEE Computer, Vol. 26, No. 7, July 1993, pp. 18-41

Spectacular Software Bugs continued

- INTEL Pentium II floating-point division
470 Mill US \$
- Baggage handling system, Denver
1.1 Mill US \$/day for 9 months
- Mars Pathfinder
-

Why T&V?

- Errors in (Embedded) software are extremely expensive



Michael Williams
Research Director, Ericsson,
SE



- But most of all TEST, TEST, TEST, TEST


```

*** STOP: 0x0000000A (0x802aa502,0x00000002,0x00000000,0xF84001C)
IRQL_NOT_LESS_OR_EQUAL*** Address fa84001c has base at fa840000 - i8042prt.SYS

```

```


CPUID: GenuineIntel 5.2.c irql:1f    SYSVER 0xF0000565

```


Dll Base	Date Stamp	- Name	Dll Base	Date Stamp	- Name
80100000	2be154c9	- ntoskrnl.exe	80400000	2bc153b0	- hal.dll
80200000	2bd49628	- ncrc710.sys	8025c000	2bd49688	- SCSIPTORT.SYS
80267000	2bd49683	- scsidisk.sys	802a6000	2bd496b9	- Fastfat.sys
fa800000	2bd49666	- Floppy.SYS	fa810000	2bd496db	- Hpfis_Rec.SYS
fa820000	2bd49676	- Null.SYS	fa830000	2bd4965a	- Beep.SYS
fa840000	2bdaab00	- i8042prt.SYS	fa850000	2bd5a020	- SERMOUSE.SYS
fa860000	2bd4966f	- Kbdclass.SYS	fa870000	2bd49671	- MOUCLASS.SYS
fa880000	2bd9c0be	- Videoprt.SYS	fa890000	2bd49638	- NCR77C22.SYS
fa8a0000	2bd4a4ce	- Vga.SYS	fa8b0000	2bd496d0	- Msfs.SYS
fa8c0000	2bd496c3	- Npfs.SYS	fa8e0000	2bd496c9	- Ntfs.SYS
fa940000	2bd496df	- NDIS.SYS	fa930000	2bd49707	- wlan.sys
fa970000	2bd49712	- TDI.SYS	fa950000	2bd5a7fb	- nbfs.sys
fa980000	2bd72406	- streams.sys	fa9b0000	2bd4975f	- ubnb.sys
fa9c0000	2bd5bfd7	- mcsxms.sys	fa9d0000	2bd4971d	- netbios.sys
fa9e0000	2bd49678	- Parallel.sys	fa9f0000	2bd4969f	- serial.SYS
faa00000	2bd49739	- mup.sys	faa40000	2bd4971f	- SMBTRSUP.SYS
faa10000	2bd6f2a2	- srv.sys	faa50000	2bd4971a	- afd.sys
faa60000	2bd6fd80	- rdr.sys	faaa0000	2bd49735	- bowser.sys

Address	dword	dump	Build [1381]	- Name
fe9cdaec	fa84003c	fa84003c	00000000 00000000 80149905	- i8042prt.SYS
fe9cdaf8	8025dfe0	8025dfe0	ff8e6b8c 80129c2c ff8e6b94	- SCSIPTORT.SYS
fe9cdb10	8013e53a	8013e53a	ff8e6b94 00000000 ff8e6b94	- ntoskrnl.exe
fe9cdb18	8010a373	8010a373	ff8e6df4 ff8e6f60 ff8e6c58	- ntoskrnl.exe
fe9cdb38	80105683	80105683	ff8e6f60 ff8e6c3c 8015ac7e	- ntoskrnl.exe
fe9cdb44	80104722	80104722	ff8e6df4 ff8e6f60 ff8e6c58	- ntoskrnl.exe
fe9cdb4c	8012034c	8012034c	00000000 80088000 80106fc0	- ntoskrnl.exe

Why T&V?



Michael Williams
Research Director, Ericsson,
SE





- Errors in (Embedded) software are extremely expensive
- 30-40% of development time spent on (often ad-hoc) testing.
- There is a enormous potential for improved methods and tools.
- "Time-to-market" can be reduced through early verification and performance analysis

Testing vs. Verification

Verification and Test

Model



Spec

```
/* Wait for event
void OS_Wait(void);

/* Operating system visualSTATE process. Mimics a OS process for a
 * visualSTATE system. In this implementation this is the main
 * interfacing to the visualSTATE basic API. */
void OS_VS_Process(void);

/* Define completion
unsigned char cc;

void HandleError(unsigned
{
    printf("Error code %c\n", cc);
    exit(ccArg);
}

/* In d-241 we only use the system to simulate a
 * system. Its purpose is to simulate a system. How this is done is up to
 * you.
 */
void OS_Wait(void)
{
    /* Ignore the parameters; just retrieve events from the keyboard
    and
    * put them into the queue. When EVENT_UNDEFINED is read from the
    * keyboard, return to the calling process. */
    SEM_EVENT_TYPE event;
    int num;
```

- Verifikation
Code/Model mht Spec
- Test
System mht Model/Spec



System

Test versus Verification




Airbus Control Panel

E F E E G H ... H A



Beolink

T1 T3 T5 T1 ... T4 T3



2^n sequences of length n

Deadlock identified by
VERIFICATION
after sequence of
2000
msgs / < 1min.

More complex systems



A simple program

```
int x=100;

Process INC
do
  :: x<200 --> x:=x+1
od

Process DEC
do
  :: x>0 --> x:=x-1
od

Process RESET
do
  :: x=200 --> x:=0
od

( INC || DEC || RESET )
```

Which values may
x take ?

Questions/Properties:

$E \langle \rangle (x > 100)$

$E \langle \rangle (x > 200)$

$A[] (x \leq 200)$

$E \langle \rangle (x < 0)$

$A[] (x \geq 0)$

Possibly

Always

Another simple program

What are the possible final values of x ?

```
int x=0;

Process P
do
    x:=x+1
10 times

( P || P )
```

```
int x=0;

Process P
int r
do
    r:=x; r++; x:=r
10 times

( P || P )
```

Atomic stm.

Model-based Approach



BRICS
Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER


Suggested Solution?

Model based

validation, verification and testing
of software and hardware

Traditional Software Development


The Waterfall Model



- ◆ Costly in time-to-market and money
- ◆ Errors are detected late or never
- ◆ Application of models as early as possible


Introducing, Detecting and Repairing Errors

Liggesmeyer 98




Introducing, Detecting and Repairing Errors


Liggesmeyer 98



Model-Driven Development




Real-time Systems




Plant/Env

Continuous



Controller Program

Discrete




Eg.:

- Realtime Protocols
- Pump Control
- Air Bags
- Robots
- Cruise Control
- ABS
- CD Players
- Production Lines


Real Time System

A system where correctness not only depends on the logical order of events but also on their **timing!!**


Real-time Modeling




Real-time Model-checking




Real-time Controller Synthesis



Real-time Model-Based Testing




Real-time Monitoring



Models

- A model is a simplified representation of the real world.
- Used gain confidence in the adequacy and validity of a proposed system
- Models selected aspects
- Removes irrelevant details

Model



"implements??"



Realization



Models


- Abstractions of the problem-space, not solution space
- Domain Specific Modeling Languages
 - ✱ Simulink/StateFlow
 - ✱ UML,
- Early exploration of design-alternatives
- Automatic transformation
 - ✱ Correctness-by-**construction** vs. Correctness-by-*correction*

Model-based vs. MDD



- Model Driven Development:
 - ✱ Model is the center of focus from analysis to execution
 - ✱ Model is gradually refined / transformed into solution
- Model-based Development:
 - ✱ (Unrelated) models used to support selected development activities where appropriate

How?


Unified Model = State Machine!




Tamagotchi



SYNCmaster







Digital Watch



The SDL Editor


process MobileSt(1,1)




/* To store the SDL PID of the Base Tx Stations. Necessary to send a signal to a given BTS. */
NEWTTYPE BTS_PIDs_t
 ARRAY(BTS_ID_t, PID);
ENDNEWTTYPE;
DCL
 me Mobile_ID_t, /* replaces context parameters.*/
 IMEI IMEI_t, /* replaces context parameters.*/
 p PIN_t,
 status BOOLEAN,
 senderBTS,
 BTSreceived BTS_ID_t,
 BTS_PIDs BTS_PIDs_t;

Process

level
NONE




CISS

visualSTATE VVS


w Baan Visualstate, DTU (CIT project)



- Hierarchical state systems
- Flat state systems
- Multiple and inter-related state machines
- Supports UML notation
- Device driver access



Rhapsody



ESTEREL

Simulation Output

Name	Value	Type
RingBell		
TILT		
GameOver		
Go		
Display	..	integer
GameNormal.RemainingMe	..	integer

All Outputs Locals Traps Variables Watch

Simulation Control

Name	Value	Type
Coin		
On_off		
Ready		
Stop		
MS		

All Inputs Sensors Return Signals

Commands: Tick Reset ☐ Keep Inputs Current Session: 1

Playback Session: ☐ Reset on Loading

Speed:

Dump control

Waveform

Output file: Start

Configuration file: Edit Stop

Coverage

Output file: Start

☐ Compact Coverage Files Stop

ReflexGameNormal.scg - ReflexGameNormal #0

nat Code Coverage Help

100 Module

Abbrev Prior

ReflexGameNormal

MachineON

Game Over

GAME

PAUSE_LENGTH MS/
Display(?MEAN/MEASURE_NUMBER)

RemainingMeasures(MEASURE_NUMBER)

RemainingMeasures > 0]

On_off/

On_off/

Coin/

Game Over

sustain GameOver

Display(0), call InitRNDGenerator()

PAUSE_LENGTH MS/
Display(?MEAN/MEASURE_NUMBER)

RemainingMeasures(MEASURE_NUMBER)

RemainingMeasures > 0]




NModel


```
FSM( 0 ,  
    AcceptingStates() , Transitions(  
        t( 0 , ShowTitles() , 1 ) ,  
        t( 1 , SortByFirst() , 2 ) ,  
        t( 2 , SortByMostRecent() , 3 ) ,  
        t( 3 , ShowText() , 4 ) ) ,  
    Vocabulary( "ShowTitles" , "ShowText" ,  
        "SelectMessages" , "SelectTopics" ,  
        "SortByFirst" , "SortByMostRecent" )  
)
```




'State Explosion' problem



M1 x M2



All combinations = exponential in no. of components


Provably theoretical intractable

Train Simulator

VVS
visualSTATE

1421 machines
11102 transitions
2981 inputs
2667 outputs
3204 local states
Declare state sp.: 10^{476}


BUGS ?



Our techniques has reduced verification
time with several orders of magnitude
(ex 14 days to 6 sec)

CISS


Modelling and Analysis



Tools: UPPAAL, visualSTATE,
ESTEREL, SPIN, Statemate, FormalCheck,
VeriSoft, Java Pathfinder,...

Modelling and Analysis

BRICS



Tools: UPPAAL, visualSTATE,
ESTEREL, SPIN, Statemate, FormalCheck,
VeriSoft, Java Pathfinder,...

Most fundamental
model in Computer Science:
Kleene og Moore

Finite State Machines

- Language versus behaviour
- Determinism versus non-determinism
- Composition and operations
- Variants of state machines

Moore, Mealy, IO automater, UML


State Machines

Model of Computation

- Set of states
- A **start** state
- An **input-alphabet**
- A **transition function**, mapping input symbols and state to next state
- One or more **accept** states.
- **Computation** starts from start state with a given input string (read from left to right)

0, 1, 2, 0, 1, 2, 0, 1,

Modulo 3 counter



input string

inc inc dec inc inc dec inc ☹️


inc inc dec inc dec inc dec inc 😊

State Machines

Variants

Machines may have
actions/output associated with
state— **Moore** Machines.

inputstreng
↓
inc inc dec inc inc dec inc



outputstreng
↑
0 1 2 1 2 0 2 1


State Machines

Varianter

Machines may have **actions/output** associated with med transitions – **Mealy** Machiner.

Transitions unconditional of input (nul-transitions).


Several transitions for given for input and state
(**non-determinisme**).



State Machines

Variants

Symbols of alphabet partitioned
in **input**- and **output**-actions
(**IO-automata**)



0! 0! 0! inc? inc? 2! 2! dec? 1!

interaction

Interacting State Machines



BRICS
Basic Research
in Computer Science



CENTER FOR INDLEJREDE SOFTWARE SYSTEMER


Home-Banking?

```
int accountA, accountB; //Shared global variables
//Two concurrent bank costumers
```

<pre>Thread costumer1 () { int a,b; //local tmp copy a=accountA; b=accountB; a=a-10;b=b+10; accountA=a; accountB=b; }</pre>	<pre>Thread costumer2 () { int a,b; a=accountA; b=accountB; a=a-20; b=b+20; accountA=a; accountB=b; }</pre>
------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------

- Are the accounts in balance after the transactions?

Home Banking



A[] (pc1.finished and pc2.finished) imply (accountA+accountB==200)?


Home Banking

```
int accountA, accountB; //Shared global variables
Semaphore A,B;          //Protected by sem A,B
//Two concurrent bank costumers
```


<pre>Thread costumer1 () { int a,b; //local tmp copy wait(A); wait(B); a=accountA; b=accountB; a=a-10;b=b+10; accountA=a; accountB=b; signal(A); signal(B); }</pre>	<pre>Thread costumer2 () { int a,b; wait(B); wait(A); a=accountA; b=accountB; a=a-20; b=b+20; accountA=a; accountB=b; signal(B); signal(A); }</pre>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Semaphore FSM Model

Binary Semaphore




Counting Semaphore




Composition

IO Automater (2-vejs synkronisering)





Composition

IO Automater (2-vejs synkronisering)



Semaphore Solution?



1. Consistency? (Balance)
2. Race conditions?
3. Deadlock?

1. A[] (mc1.finished and mc2.finished) imply (accountA+accountB==200) ✓
2. E<> mc1.critical_section and mc2.critical_section ✓
3. A[] not (mc1.finished and mc2.finished) imply not deadlock ÷