# Reactive systems

# Classical vs. Reactive Computing

# Semantics and Verification 2006

#### Lecture 15

### Characterization of a Reactive System

Reactive System is a system that computes by reacting to stimuli from its environment.

## Key Issues:

- parallelism
- communication and interaction

#### Nontermination is good!

The result (if any) does not have to be unique.

	Classical	Reactive/Parallel
interaction	no	yes
nontermination	undesirable	often desirable
unique result	yes	no
semantics	$states \hookrightarrow states$	LTS

### • round-up of the course

- information about the exam
- selection of star exercises

Lecture 15 Semantics and Verification 2006	Lecture 15 Semantics and Verification 2006	Lecture 15 Semantics and Verification 2006
Calculus of Communicating Systems	Process Algebras	Syntax of CCS
	Basic Principle	Process expressions:
CCS Process algebra called "Calculus of Communicating Systems".	<ul> <li>Define a few atomic processes (modelling the simplest process behaviour).</li> <li>Define compositionally new operations (building more complex process behaviour from simple ones).</li> </ul>	$\begin{array}{cccc} P := & \mathcal{K} &   & \text{process constants } (\mathcal{K} \in \mathcal{K}) \\ & \alpha.P &   & \text{prefixing } (\alpha \in Act) \\ & \sum_{i \in I} P_i &   & \text{summation } (I \text{ is an arbitrary index set}) \\ & P_1   P_2 &   & \text{parallel composition} \\ & P \smallsetminus L &   & \text{restriction } (L \subseteq \mathcal{A}) \end{array}$
Insight of Robin Milner (1989) Concurrent (parallel) processes have an algebraic structure.	<ul> <li>Example</li> <li>atomic instruction: assignment (e.g. x:=2 and x:=x+2)</li> <li>new operators:</li> </ul>	$P[f]$ relabelling $(f : Act \rightarrow Act)$ such that• $f(\tau) = \tau$ • $f(\overline{a}) = \overline{f(a)}$
$\begin{array}{c} P_1 \end{array} op \begin{array}{c} P_2 \end{array} \Rightarrow \begin{array}{c} P_1 \ op \ P_2 \end{array}$	• sequential composition $(P_1; P_2)$ • parallel composition $(P_1   P_2)$ Usually given by abstract syntax:	$P_1 + P_2 = \sum_{i \in \{1,2\}} P_i$ $Nil = 0 = \sum_{i \in \emptyset} P_i$ CCS program
	$P, P_1, P_2 ::= x := e   P_1; P_2   P_1 P_2$ where x ranges over variables and e over arithmetical expressions.	A collection of defining equations of the form $K \stackrel{\text{def}}{=} P$ where $K \in \mathcal{K}$ is a process constant and $P$ is a process expression.

Lecture 15 Semantics and Verification 2006

Lecture 15 Semantics and Verification 2006

# Semantics of CCS — SOS rules ( $\alpha \in Act, a \in \mathcal{L}$ )

$$ACT \xrightarrow{\alpha, P \xrightarrow{\alpha} P} SUM_{j} \xrightarrow{P_{j} \xrightarrow{\alpha} P_{j}'} j \in I$$

$$COM1 \xrightarrow{P \xrightarrow{\alpha} P'} P'|Q \qquad COM2 \xrightarrow{Q \xrightarrow{\alpha} Q'} P|Q'$$

$$COM3 \xrightarrow{P \xrightarrow{a} P'} Q \xrightarrow{\overline{a}} Q'$$

$$RES \xrightarrow{P \xrightarrow{\alpha} P'} L \xrightarrow{\alpha, \overline{\alpha} \notin L} REL \xrightarrow{P \xrightarrow{\alpha} P'} P[f] \xrightarrow{f(\alpha)} P'[f]$$

$$CON \xrightarrow{P \xrightarrow{\alpha} P'} K \stackrel{\text{def}}{=} P$$

### Verification Approaches

Let *Impl* be an implementation of a system (e.g. in CCS syntax).

Equivalence Checking Approach
$Impl \equiv Spec$
• Spec is a full specification of the intended behaviour
• Example: $s \sim t$ or $s \approx t$

Model Checking Approach
Impl  = Property
• Property is a partial specification of the intended behaviour
• Example: $s \models \langle a \rangle([b] f f \land \langle a \rangle t t)$

Lecture 15 Semantics and Verification 2006

# Relationship between Equivalence and Model Checking

- Equivalence checking and model checking are complementary approaches.
- They are strongly connected, however.

### Theorem (Hennessy-Milner)

Let us consider an image-finite LTS. Then

 $p \sim q$ if and only if for every HM formula F (even with recursion):  $(p \models F \iff q \models F).$ 

# Introducing Time Features

In many applications, we would like to explicitly model real-time in our models.

Lecture 15 Semantics and Verification 2006

#### Timed (labelled) transition system

Timed LTS is an ordinary LTS where actions are of the form  $Act = L \cup \mathbb{R}^{\geq 0}$ .

- $s \xrightarrow{a} s'$  for  $a \in L$  are discrete transitions
- $s \stackrel{d}{\longrightarrow} s'$  for  $d \in \mathbb{R}^{\geq 0}$  are time-elapsing (delay) transitions

# Timed and Untimed Bisimilarity

Let s and t be two states in timed LTS.

We say that s and t are timed bisimilar iff  $s \sim t$ .

Remark: all transitions are considered as visible transitions.

#### Untimed Bisimilarity

We say that s and t are untimed bisimilar iff  $s \sim t$  in a modified transition system where every transition of the form  $\stackrel{d}{\longrightarrow}$  for  $d \in \mathbb{R}^{\geq 0}$  is replaced by a transition  $\stackrel{\epsilon}{\longrightarrow}$  for a new (single) action  $\epsilon$ .

Remark:

- $\xrightarrow{a}$  for  $a \in L$  are treated as visible transitions, while
- $\xrightarrow{d}$  for  $d \in \mathbb{R}^{\geq 0}$  all look the same (action  $\epsilon$ ).

# Timed CCS — a Way to Define Timed LTS

Syntax of CCS with Time Delays

All CCS operators +

if P is a process then  $\epsilon(d)$ .P is also a process for any nonnegative real number d

Lecture 15 Semantics and Verification 2006

#### Semantics of CCS with Time Delays

By means of SOS rules

- standard CCS rules
- SOS rules for time delays (maximal progress assumption)

we describe for a given TCCS expression what is the corresponding timed transition system.

#### Timed Automata — a Way to Define Timed LTS Region Graph — a Verification Technique for TA Compact Representation of State-Spaces in the Memory Boolean Functions (where $\mathbb{B} = \{0, 1\}$ ) We introduce an equivalence on clock valuations ( $v \equiv v'$ ) with Nondeterministic finite-state automata with additional time. $f: \mathbb{B}^n \to \mathbb{B}$ finitely many equivalence classes. features (clocks). • Clocks can be tested against constants or compared to each state $(\ell, v) \rightsquigarrow$ symbolic state $(\ell, [v])$ Boolean Expressions other (pairwise). $t, t_1, t_2 ::= 0 \mid 1 \mid x \mid \neg t \mid t_1 \land t_2 \mid t_1 \lor t_2 \mid t_1 \Rightarrow t_2 \mid t_1 \Leftrightarrow t_2$ • Executing a transition can reset selected clocks. Region Graph Preserves Untimed Bisimilarity For every location $\ell$ and any two valuations v and v' from the same symbolic state ( $v \equiv v'$ ) it holds that $(\ell, v)$ and $(\ell, v')$ are start untimed bisimilar. x:=0, y:=0Reduced and Ordered Boolean expression: $x \ge 1$ Binary Decision Dia- $\neg x_1 \land (x_2 \Rightarrow (x_1 \lor x_3))$ $(busy) = \sum_{x=0}^{n/t}$ Reduction of Timed Automata Reachability to Region Graphs (free) gram (ROBDD) $(\ell_0, v_0) \longrightarrow^* (\ell, v)$ in a timed automaton if and only if y≥5 $(\ell_0, [v_0]) \Longrightarrow^* (\ell, [v])$ in its (finite) region graph. done Logical operations on ROBDDs can be done efficiently! Lecture 15 Semantics and Verification 2006 Lecture 15 Semantics and Verification 2006 Lecture 15 Semantics and Verification 2006 The End Information about the Exam Thanks • Oral exam with preparation time, passed/failed. • Preparation time (20 minutes) for solving a randomly selected star exercise. • Examination time (20 minutes): Thank you for proof-reading the book! The course is over now! • presentation of the star exercise (necessary condition for passing) • presentation of your randomly selected exam question answering questions evaluation • 9 exam questions (with possible pensum dispensation). • For a detailed summary of the reading material check the lectures plan. Lecture 15 Semantics and Verification 2006 Lecture 15 Semantics and Verification 200 Lecture 15 Semantics and Verification 2006

# Exam Questions

# How to Prepare for the Exam?


# Further Tips

- Transition systems and CCS.
- Strong and weak bisimilarity, bisimulation games.
- **3** Hennessy-Milner logic and bisimulation.
- Tarski's fixed-point theorem and Hennessy-Milner logic with one recursive formulae.
- Alternating bit protocol and its modelling and verification using CWB. (Possible pensum dispensation.)
- Timed CCS and bisimilarity.
- Timed automata.
- Gossiping girls problem and its modelling and verification using UPPAAL. (Possible pensum dispensation.)
- **9** Binary decision diagrams and their applications.

Further details are on the web-page. Check whether you are on the list of students with pensum dispensation!

- Read the recommended material.
- Try to understand all topics equally well (remember you pick up two random topics out of 7).
- Go through all tutorial exercises and try to solve them. (Make sure that you can solve all star exercises fast!)
- Go through the slides to see whether you didn't miss anything.
- Make a summary for each question on a few A4 papers (you can take them at exam).
- Prepare a strategy how to present each question.

- It does not matter if you make a small error in a star exercise (as long as you understand what you are doing).
- Present a solution to the star exercise quickly (max 5 minutes).
- Start your presentation by writing a road-map (max 4 items).
- Plan your presentation to take about 10 minutes:
  - give a good overview
  - do not start with technical details
  - use the blackboard
  - use examples (be creative)
  - say only things that you know are correct
  - be ready to answer supplementary questions
  - tell a story (covering a sufficient part of the exam question)



# Examples of Star Exercises — TA

# Examples of Star Exercises — ROBDD

Using the SOS rules for TCCS prove that

 $\epsilon$ (5).( $\epsilon$ (3).Nil + b.Nil)  $\xrightarrow{7} \epsilon$ (1).Nil + b.Nil

Draw a region graph of the following timed automaton:

 $\underbrace{\ell_0}^{1 < x \le 2} x := 0$ 

 $\label{eq:construct} \mbox{ ROBDD for the following boolean expression:}$ 

 $x_1 \wedge (\neg x_2 \lor x_1 \lor x_2) \wedge x_3$ 

such that  $x_1 < x_2 < x_3$ .

Lecture 15 Semantics and Verification 2006

Lecture 15 Semantics and Verification 2006

Lecture 15 Semantics and Verification 2006